[1]
Kaushik Velapa Reddy 2025. Layered Verification Strategies for AI Accelerator Hardware: Matrix Engines and SRAM Buffers. Journal of Computer Science and Technology Studies. 7, 5 (Jun. 2025), 786–795. DOI:https://doi.org/10.32996/jcsts.2025.7.5.88.