Kaushik Velapa Reddy. Layered Verification Strategies for AI Accelerator Hardware: Matrix Engines and SRAM Buffers. JCSTS. 2025;7(5):786-795. doi:10.32996/jcsts.2025.7.5.88