1.
Rajesh Arsid. Grasping the Fundamentals of Low-Power Design Implementation for Enhanced Chip Reliability. JCSTS. 2025;7(10):610-616. doi:10.32996/