Kaushik Velapa Reddy, “Layered Verification Strategies for AI Accelerator Hardware: Matrix Engines and SRAM Buffers”, JCSTS, vol. 7, no. 5, pp. 786–795, Jun. 2025, doi: 10.32996/jcsts.2025.7.5.88.