Sheetal Kaul, “Low-Power Design for Test Techniques in Sub-7nm Technologies”, JCSTS, vol. 7, no. 5, pp. 930–937, Jun. 2025, doi: 10.32996/jcsts.2025.7.5.107.