Rajesh Arsid, “Grasping the Fundamentals of Low-Power Design Implementation for Enhanced Chip Reliability”, JCSTS, vol. 7, no. 10, pp. 610–616, Oct. 2025, doi: 10.32996/.