Kaushik Velapa Reddy. “Layered Verification Strategies for AI Accelerator Hardware: Matrix Engines and SRAM Buffers”. Journal of Computer Science and Technology Studies 7, no. 5 (June 6, 2025): 786–795. Accessed August 7, 2025. https://al-kindipublishers.org/index.php/jcsts/article/view/9882.