Sheetal Kaul. “Low-Power Design for Test Techniques in Sub-7nm Technologies”. Journal of Computer Science and Technology Studies 7, no. 5 (June 10, 2025): 930–937. Accessed May 2, 2026. https://al-kindipublishers.org/index.php/jcsts/article/view/9916.