Sheetal Kaul. Low-Power Design for Test Techniques in Sub-7nm Technologies. JCSTS [Internet]. 2025 Jun. 10 [cited 2025 Aug. 7];7(5):930-7. Available from: https://al-kindipublishers.org/index.php/jcsts/article/view/9916