1.
Rajesh Arsid. Grasping the Fundamentals of Low-Power Design Implementation for Enhanced Chip Reliability. JCSTS [Internet]. 2025 Oct. 22 [cited 2025 Dec. 28];7(10):610-6. Available from: https://al-kindipublishers.org/index.php/jcsts/article/view/11235